

915-007.040

U.S. Patent Application  
of  
SAMI VILHONEN and JARI MELAVA

relating to  
TUNING A LOOP-FILTER OF A PLL

Express Mail No. EV252884165US

## Tuning a loop-filter of a PLL

### 5 FIELD OF THE INVENTION

The invention relates to a method of automatically tuning a loop-filter in a phase locked loop. The invention relates equally to a phase locked loop comprising a loop-  
10 filter and to a unit comprising such a phase locked loop.

### BACKGROUND OF THE INVENTION

Phase locked loops (PLL) are negative feedback loops  
15 which are well known from the state of the art.

A PLL comprises a voltage controlled oscillator (VCO), which generates the output signal of the PLL. This output signal can be used for example as local oscillator signal  
20 for a receiver mixer of a receiver chain or a transmitter mixer of a transmitter chain in a cellular phone. The VCO is driven by a loop-filter, which determines the loop characteristics of the PLL, e.g. the settling time and the loop stability. The response of the loop-filter has  
25 therefore to be very accurate.

In order to reduce the number of external or discrete components, it is further desirable to use an integrated loop-filter in a PLL. With an integrated loop-filter,  
30 also the probability of a disruptive coupling is reduced. The values of integrated components, however, vary much more than the values of external components which are more accurate due to process variations or environmental influences. External Negative Positive Zero (NP0)

capacitors, for example, have a very stable value over a wide temperature range, usually between -25°C and +85°C.

Therefore, conventional PLLs generally comprise accurate  
5 external components for the loop-filter. When an integrated loop-filter is used nevertheless, a complicated calibration procedure is employed.

#### SUMMARY OF THE INVENTION

10

It is an object of the invention to enable a simple tuning of a loop-filter of a PLL.

A method of automatically tuning a loop-filter of a phase  
15 locked loop is proposed. The loop-filter realizes a capacitance at an output of a charge pump of the phase locked loop, and the charge pump provides current impulses to the loop-filter. The proposed method comprises adjusting the amplitude of the current impulses  
20 output by the charge pump essentially proportionally to the capacitance at the output of the charge pump.

Moreover, a phase locked loop is proposed, which comprises a loop-filter and a charge pump for providing  
25 current impulses to the loop-filter. The loop-filter realizes a capacitance at an output of the charge pump. The proposed phase locked loop further comprises a tuning component for adjusting the amplitude of current impulses output by the charge pump essentially proportionally to  
30 the capacitance at the output of the charge pump.

Finally, a unit is proposed which comprises the proposed phase locked loop.

The invention proceeds from the consideration that a constant response of the loop-filter of a PLL is given, if the product of the impedance realized by the loop-filter at the output of a charge pump of the PLL on the one hand and the current supplied by the charge pump to the loop-filter on the other hand is constant. It is therefore proposed that variations in the capacitance at the output of the charge pump are compensated by adjusting the amplitude of the current impulses output by the charge pump. More specifically, the amplitude of the current impulses is adjusted proportionally to the capacitance, i.e. the higher the capacitance, the higher the amplitude of the current impulses.

It is an advantage of the invention that it allows a simple tuning of a loop-filter without a complicated calibration circuit. The invention is of particular advantage for an integrated loop-filter.

In one embodiment of the invention, the output current of the charge pump is adjusted by providing a bias current to the charge pump, which is adjusted essentially proportionally to the capacitance at the output of the charge pump.

25

Such a bias current can be provided for instance by a switched capacitor current generator, which is suited to generate a current proportional to an included capacitor. Switching elements, like transistors, are used to this end for alternating a charging direction of the capacitor, and a converting element, which may include as well one or more transistors, is used for converting a voltage across the capacitor into a proportional current. If the capacitor is integrated on a single chip with the

loop-filter, and if the capacitor has a capacitance which corresponds essentially to the capacitance realized by the loop-filter at the output of the charge pump, also variations in the capacitance of the capacitor of the  
5 current generator and in the capacitance at the output of the charge pump will correspond to each other. The current generator is therefore able to generate a bias current which is proportional to the capacitance at the output of the charge pump. A switched capacitor  
10 connection is described for example in Microelectronic circuits - Sedra-Smith, Saunders College Publishing.

Using a switched capacitor current generator as a tuning component has the advantage that it requires very little  
15 silicon area and that it is robust to process variations.

The invention can be employed in any unit which requires a PLL, for example in a communication unit like a  
cellular phone.

20 Other objects and features of the present invention will become apparent from the following detailed description considered in conjunction with the accompanying drawings. It is to be understood, however, that the drawings are  
25 designed solely for purposes of illustration and not as a definition of the limits of the invention, for which reference should be made to the appended claims. It should be further understood that the drawings are not  
drawn to scale and that they are merely intended to  
30 conceptually illustrate the structures and procedures described herein.

#### BRIEF DESCRIPTION OF THE FIGURES

- Fig. 1 is a schematic block diagram of an embodiment of a phase locked loop according to the invention;  
Fig. 2 is a schematic circuit diagram of a possible tuning component for the PLL of figure 1; and  
5 Fig. 3 is a flow chart illustrating the tuning of the PLL of figure 1.

#### DETAILED DESCRIPTION OF THE INVENTION

10 Figure 1 schematically presents a possible embodiment of a phase locked loop 20 according to the invention. The phase locked loop 20 can be used for instance in a cellular phone 10, indicated in figure 1 with dotted lines.

15

The PLL 20 includes, connected to each other in a loop in this order, a phase detector 21, a charge pump 22, a loop-filter 23, a VCO 24 and programmable frequency dividers 25.

20

The output of the charge pump 22 is thus connected to the input of the loop-filter 23. The input of the loop-filter 23 is connected within the loop-filter 23 via a first capacitor C1 to ground and in parallel via a series  
25 connection of a first resistor R1 and a second capacitor C2 to ground. The input of the loop-filter 23 is moreover connected within the loop-filter 23 via a second resistor R2 and a third capacitor C3 to ground. The connection between resistor R2 and capacitor C3 forms the output of  
30 the loop-filter 23, which is connected to the input of the VCO 24. The names of the capacitors denote at the same time their capacitance.

The PLL 20 includes in addition a tuning component 26, which is connected to the charge pump 22.

Beside the influence of the tuning component 26, the PLL  
5 20 operates in a well known manner. The VCO 24 generates a signal having a phase which is determined by an applied voltage. The frequency of the output VCO signal is divided by the frequency dividers 25 and the resulting signal is forwarded to the phase detector 21. In  
10 addition, a reference signal Ref having a known frequency is applied to a reference input of the phase detector 21. The phase detector 21 compares the phase of the frequency divided VCO signal with the phase of the reference signal Ref and outputs an error signal. The PLL 20 is locked  
15 when the two phases are equal, which implies that also the frequencies of the compared signals are equal.

For achieving or maintaining a locked state, the charge pump 22 generates current impulses, the lengths of which  
20 are controlled by the output signal of the phase detector 21. As indicated by its name, the charge pump 22 thus pumps charges i.e. a supplied current. The amplitude  $I_{cp}$  of the impulses is controlled by a bias current of the charge pump 22. The current impulses of the charge pump  
25 22 are fed into the loop-filter 23.

The loop-filter 23 provides a capacitance  $C$  at the output of the charge pump 22, which is defined by the sum  $C_1 + C_2 + C_3$  of the respective capacitance of the three  
30 capacitors  $C_1$ ,  $C_2$ ,  $C_3$  of the loop-filter 23. The product of the corresponding impedance  $Z(C)$  at the output of the charge pump 22 and of the amplitude of the current impulses  $I_{cp}$  output by the charge pump 22, i.e.  $I_{cp} * Z(C)$ , should be constant in spite of possible process

variations in the production of the PLL 20 and of possible environmental influences. As the impedance  $Z(C)$  is proportional to  $1/C$ , thus the quotient  $I_{cp}/C$  should be constant.

5

This is achieved according to the invention by ensuring that the amplitude of the current impulses  $I_{cp}$  output by the charge pump 22 is proportional to the capacitance  $C$  at the output of the charge pump 22. That is, it is  
10 ensured that if the capacitance  $C$  is relatively big, e.g. due to process variations, also the charging current  $I_{cp}$  is relatively big. Accordingly, it is ensured that if the capacitance  $C$  is relatively small, also the charging current  $I_{cp}$  is relatively small. Since the capacitance of  
15 capacitor  $C_2$  is significantly larger than the capacitance of the other capacitors  $C_1$  and  $C_3$ , it will usually be sufficient to adjust the amplitude of the current impulses  $I_{cp}$  depending on the size of capacitor  $C_2$ . In the embodiment of figure 1, the tuning component 26  
20 provides a bias current to the charge pump 22 which is proportional to the value of  $C_2$  for adjusting the amplitude of the current impulses  $I_{cp}$  to be proportional to the value of  $C_2$ , as will be explained further below.

25 Charging a capacitor with a current generates a potential difference across the capacitor, which is proportional to the integral of the charging current. The loop-filter 23 thus acts as an integrator. The voltage resulting across capacitor  $C_3$  is provided by the loop-filter 23 as a  
30 control voltage to the VCO 24 so that the VCO 24 generates a signal having a desired frequency. The frequency of the signal output by the VCO 24 can be changed by changing the factor in the programmable frequency dividers 25. The phase locked VCO signal can be

provided for example as a local oscillator signal to a mixer of a transmitter chain (not shown) of the cellular phone 10.

- 5 The tuning component 26 can be for example a switched capacitor based capacitance dependent current generator, as depicted in the circuit diagram of figure 2.

The current generator of figure 2 comprises a capacitor  
10 C4, which is fabricated on the same integrated circuit chip as the capacitors C1, C2, C3 of the loop-filter 23 and which has a capacitance corresponding to the capacitance of capacitor C2 of the loop-filter 23. A voltage supply Vcc of the current generator is connected  
15 via a first MOSFET T1 to a first terminal of capacitor C4 and via a third MOSFET T3 to a second terminal of capacitor C4. The first terminal of capacitor C4 and the second terminal of capacitor C4 are further connected via a second MOSFET T2 and a fourth MOSFET T4, respectively,  
20 to the drain and the gate of a fifth MOSFET T5. The source of the fifth MOSFET T5 is connected to ground. The gate of the fifth MOSFET T5 is moreover connected to the gate of a sixth MOSFET T6. The source of the sixth MOSFET T6 is equally connected to ground, while the drain of the  
25 sixth MOSFET T6 is connected to a bias current input of the charge pump 22.

The tuning of the loop filter 23 by means of the tuning component 26 is illustrated in the flow chart of figure 3  
30 and will be explained in the following.

For switching the capacitor C4, a clock signal CLOCK is applied to the gate of MOSFET T2, while the inverted clock signal  $\overline{\text{CLOCK}}$  is applied to the gate of MOSFET T1.

At the same time, a clock signal xCLOCK is applied to the gate of MOSFET T4, while the inverted clock signal xCLOCK is applied to the gate of MOSFET T3. Clock signals CLOCK and xCLOCK are basically complementary to each other.

5

As a result, the capacitor C4 is charged with alternating signs, the voltage reached across the capacitor C4 depending on the capacitance of capacitor C4. Thus, a voltage which is proportional to the capacitance of capacitor C4 is applied to the gate of MOSFET T6 such that a current I proportional to the capacitance of capacitor C4 will flow through MOSFET T6.

10  
15 The current I flowing through MOSFET T6 is then applied as bias current to the charge pump 22.

Since capacitor C4 is fabricated on the same integrated circuit chip as capacitor C2, both capacitors are influenced by the same process variations and the same environmental influences, and the absolute value of the capacitors will follow each other. Consequently, the bias current applied to the charge pump 22 is proportional as well to capacitor C2 and thus essentially to the entire capacitance C at the output of the charge pump 22. Since moreover the amplitude of the current impulses Icp output by the charge pump 22 is determined by its bias current, also the amplitude of the current impulses Icp will be essentially proportional to the capacitance C at the output of the charge pump 22.

25  
30

On the whole, it becomes apparent that the invention enables a simple tuning of the loop-filter 23 which does not require a complicated calibration circuit.

The tuning component 26 presented in figure 2 is very small and requires only a clock signal and a power supply as input. Further, it enables a continuous time system, which can be used as well in a continuous systems, such  
5 as WCDMA (Wideband Code Division Multiple Access), if the capacitors in the IC are sensitive e.g. to temperature variations.

While there have shown and described and pointed out  
10 fundamental novel features of the invention as applied to a preferred embodiment thereof, it will be understood that various omissions and substitutions and changes in the form and details of the devices and methods described may be made by those skilled in the art without departing  
15 from the spirit of the invention. For example, it is expressly intended that all combinations of those elements and/or method steps which perform substantially the same function in substantially the same way to achieve the same results are within the scope of the  
20 invention. Moreover, it should be recognized that structures and/or elements and/or method steps shown and/or described in connection with any disclosed form or embodiment of the invention may be incorporated in any other disclosed or described or suggested form or  
25 embodiment as a general matter of design choice. It is the intention, therefore, to be limited only as indicated by the scope of the claims appended hereto.